Gate-Tunable Transmon Using Selective-Area-Grown Superconductor-Semiconductor Hybrid Structures on Silicon

Hertel, Albert; Eichinger, Michaela; Andersen, Laurits O.; Zanten, David M. T. van; Kallatt, Sangeeth; Scarlino, Pasquale; Kringhoj, Anders; Chavez-Garcia, Jose M.; Gardner, Geoffrey C.; Gronin, Sergei; Manfra, Michael J.; Kjaergaard, Morten; Marcus, Charles M.; Petersson, Karl D.

Published in:
Physical Review Applied

DOI:
10.1103/PhysRevApplied.18.034042

Publication date:
2022

Document version
Publisher's PDF, also known as Version of record

Citation for published version (APA):
Gate-Tunable Transmon Using Selective-Area-Grown Superconductor-Semiconductor Hybrid Structures on Silicon

Albert Hertel,1,*,‡,§ Michaela Eichinger,1,‡ Laurits O. Andersen,1 Sangeeth Kallatt,1 Pasquale Scarlino,2 Anders Kringhøj,1 José M. Chavez-Garcia,1 Geoffrey C. Gardner,3,4 Sergei Gronin,3,4 Michael J. Manfra,3,4,5,6 András Gyenis,1,¶ Morten Kjaergaard,1 Charles M. Marcus,1 and Karl D. Petersson1,‡

1 Center for Quantum Devices, Niels Bohr Institute, University of Copenhagen, 2100 Copenhagen, Denmark
2 Microsoft Quantum Lab–Copenhagen, 2100 Copenhagen, Denmark
3 Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907, USA
4 Microsoft Quantum Lab–West Lafayette, West Lafayette, Indiana 47907, USA
5 Department of Physics and Astronomy, Purdue University, West Lafayette, Indiana 47907, USA
6 School of Materials Engineering, and School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana 47907, USA

(Received 4 February 2022; revised 18 February 2022; accepted 30 June 2022; published 16 September 2022)

We present a gate-voltage-tunable transmon qubit (gate-mon) based on planar InAs nanowires that are selectively grown on a high-resistivity silicon substrate using III-V buffer layers. We show that low-loss superconducting resonators with an internal quality of $2 \times 10^5$ can readily be realized using these substrates after the removal of buffer layers. We demonstrate coherent control and readout of a gate-mon device with a relaxation time, $T_1 \approx 700$ ns, and dephasing times, $T_2^* \approx 20$ ns and $T_{2,\text{echo}} \approx 1.3$ μs. Further, we infer a high junction transparency of 0.4–0.9 from an analysis of the qubit anharmonicity.

DOI: 10.1103/PhysRevApplied.18.034042

I. INTRODUCTION

Superconducting qubit systems are one of the most promising approaches towards realizing a large-scale fault-tolerant quantum processor [1]. In recent years, a transmon variant that uses voltage-tunable superconductor-semiconductor hybrid Josephson junctions (JJs), the gate-mon, has been developed [2,3] and realized in several material systems such as vapor-liquid-solid (VLS) nanowires [2], two-dimensional electron gases (2DEGs) [4], and graphene [5]. These junctions have an inherent nonsinusoidal current-phase relationship and can be used to create building blocks for quantum computing or as a tool for condensed matter experiments based on circuit quantum electrodynamics techniques [5–8]. Further, these qubits can be interfaced with low dissipation cryogenic CMOS control systems [9].

In this work we demonstrate coherent operations of a gate-mon qubit fabricated using a material system with selective-area-grown (SAG) Al-InAs hybrid structures [10,11] on a Si substrate that has planar III-V buffer layers. This material system has the potential to combine the individual advantages of previously demonstrated material systems [2,4,5,12] for future gate-mon devices. First, similar to 2DEG-based gate-mons [4], the number of JJs are relatively easy to scale as the Al-InAs nanowires are monolithically integrated into the substrate using deterministic lithographic patterning techniques. Second, the qubit capacitor, readout, and control components can be fabricated directly on the high-resistivity silicon substrate with low dielectric loss [13], similar to VLS-nanowire gate-mons [2]. Similar experiments implemented on III-V substrates report a resonator quality factor of $6 \times 10^4$ [4] or lower [4,14–16] and qubit relaxation times up to a few microseconds [4]. The main source of losses on III-V substrates can be explained by the piezoelectric photon-phonon coupling in these materials [14,15].

In this study we demonstrate that the material system can be used to make gate-mons. We introduce the device design and show that high-quality resonators can be fabricated with the material system after the removal
of the buffer layers. Next we show gate-tunable qubits and study the qubit anharmonicity, concluding a high junction transparency. Finally, we demonstrate coherent oscillations and extract qubit relaxation and dephasing times of a qubit device.

II. DEVICES

Figure 1(a) shows an optical micrograph of the gateemon device. The T-shaped qubit island is capacitively coupled to a quarter-wave coplanar waveguide cavity with resonance frequency \( f_c \approx 6.6 \text{ GHz} \) and has a total charging energy \( E_C/h \approx 225 \text{ MHz} \) extracted from finite-element simulations. All parts of the readout circuit such as the cavity, transmission line, and the qubit island are fabricated on the high-resistivity (111) Si substrate with a 4◦ miscut after etching the III-V layers. The qubit island is connected to the ground plane through a JJ that is located on a mesa with dimensions 10 × 20 \( \mu \text{m}^2 \) [Fig. 1(b)]. The JJ is formed by selectively wet etching an approximately 120-nm-long segment of the Al on about a 300-nm-wide Al-InAs SAG nanowire. The Josephson energy \( E_J(V_G) \) of the junction is controlled by applying a gate voltage \( V_G \) via the Al top gate that is separated from the junction by a 15-nm-thick gate dielectric (HfO2). The qubit frequency is given by \( f_q \approx \sqrt{8E_J(V_G)E_C/h} \) in the transmon limit \( (E_J \gg E_C) \) [17]. The top gate and Al wires that connect the nanowire with the ground plane and qubit island climb the mesa aided by layers of cross-linked polymethylmethacrylate (PMMA) resist. In addition, the PMMA layers decouple the qubit from the III-V material of the mesa. Figure 1(c) shows a schematic of the junction region of the heterostructure along the nanowire. A schematic cross section of the nanowire is shown in the inset of Fig. 1(d).

Further details of the material stack, including electrical transport characterization, are presented in Ref. [11] and briefly summarized here. The GaP/GaAs buffer is grown using metallic organic chemical vapor epitaxy and used to bridge the lattice mismatch between Si and InAs. Selective area growth [10] is used to grow planar InAs nanowires on the GaAs surface by molecular beam epitaxy [18]. To define the nanowire regions, thin films of AlOx and SiOx are deposited globally on the wafer and patterned using electron-beam lithography and a combination of RIE and wet-etching techniques. Inside the mask opening the InAs nanowires are grown, where the Sb-dilute GaAs buffer and \( \text{In}_{0.8}\text{Ga}_{0.2}\text{As} \) layers are used to improve the InAs quality by promoting strain relaxation [10]. The top \( \text{In}_{0.8}\text{Ga}_{0.2}\text{As} \) layer is used to prevent surface damage of the InAs layer due to device processing. A blanket Al layer is deposited \textit{in situ} to ensure a high-quality interface between the Al and semiconductor heterostructure [19,20].

To fabricate qubit devices, most of the epitaxial Al and dielectric growth mask are removed in a first step, followed by etching the GaAs/GaP buffer and approximately 400 nm of Si to define mesa structures. The removal of the top layers of Si is necessary for the fabrication of high-quality resonators, as will be discussed in Sec. III. A detailed summary of the device fabrication can be found in Appendix A.

III. MICROWAVE LOSS

Figure 1(e) (left panel) shows the doping profile of a Si substrate with GaP and GaAs grown on top of it.
measured by secondary-ion mass spectrometry. The phosphorus atoms diffuse into the Si substrate during the growth process. A phosphorus concentration of $10^{16} - 4 \times 10^{17}$ atoms/cm$^3$ is measured in the top 300 nm of the Si. The gallium atoms do not diffuse far into the Si and the concentration drops below the detection limit (approximately $10^{15}$ cm$^{-3}$) within the first 20 nm. Phosphorus atoms inside the Si crystal can be considered two-level systems (TLSs) [21,22], which are some of the main limitations for the quality factor of resonators [23] and the coherence times of superconducting qubits [24].

To investigate the loss due to the phosphorus doping, we fabricate test resonators on the Si substrate after removing the III-V layers and further etching into the Si substrate (see Appendix B for further details). The extracted internal quality factor $Q_i$ as a function of the mean photon number $\langle n_{ph} \rangle$ for three different etch depths into the Si substrate is shown in the right panel of Fig. 1(e). For an etch depth of 120 nm, we find that $Q_i < 10^4$ in the single-photon regime. In contrast, we find that $Q_i \approx 1 \times 10^5$ and $Q_i \approx 3 \times 10^5$ for etch depths 390 and 720 nm, respectively. The dielectric loss tangent associated with these quality factors can be used to define an upper bound of several microseconds for the qubit lifetime, with the exact limit depending on the qubit geometry due to the participation ratio of the electric field at the surface and interfaces [13,24,25]. It should be noted that we measure $Q_i \approx 2 \times 10^5$ for a designated test resonator on the qubit device chip [Figs. 1(a), 1(b), 1(d)] after the entire fabrication.

IV. QUBIT SPECTROSCOPY

We next demonstrate gate control of the qubit device [Figs. 1(a), 1(b), 1(d)] and study the transport across the JJ using the qubit anharmonicity; see Appendix D for measurement details. Figure 2(a) shows a two-tone spectroscopy measurement of the qubit, where we measured the resonator response $V_H$ as a function of gate voltage $V_G$ and drive frequency $f_{drive}$. Because of the relatively high on-chip drive power $P_{rf}$, both the $|0\rangle \rightarrow |1\rangle$ transition at frequency $f_{01}$ and two-photon $|0\rangle \rightarrow |2\rangle$ transition at frequency $f_{02}/2$ are resolved. With decreasing $V_G$, the overall qubit frequency decreases and exhibits a nonmonotonic gate response that is typically observed for gateon qubits [2,4–6]. We attribute the jumps in $f_{01}$ and $f_{02}/2$ to switches of the channel configuration in the nanowire.

The current-phase relation of a semiconductor-based JJ is nonsinusoidal and can be described with a set of channel transmission coefficients $\{T_i\}$ consisting of a few channels with high transmission eigenvalues [26–28]. As a consequence, the gateon anharmonicity, $\alpha/h = 2(f_{02}/2 - f_{01})$, in a gateon is typically lower than for a metallic transmon [6], where $\alpha \approx -E_C$ [17,29]. Here, we analyze $\alpha$ following Ref. [6] to study the JJ transmission. We calculate $\{T_i\}$ for each value of gate voltage using $\Sigma T_i = (\hbar f_{01})^2/(2\Delta E_C)$, where we use the measured $\Delta = 190 \mu$eV (Ref. [11]) and $E_C/h = 225$ MHz from finite-element simulations on an intrinsic Si substrate. Assuming $N$ transmitting channels with equal transmission probability, $T$, the model gives $\alpha = -E_C[1 - 3E_J/(\Delta N)]$. Figure 2(b) shows the anharmonicity as a function of $f_{01}$ and $\Sigma T_i$. The data lie between the predicted value for $N = 2$ channels and the ideal quantum point contact (QPC) model in which channels are filled in a steplike manner with at most one partially transmitting channel [30]. The data suggest that the transport in the observed gate range is dominated by two channels. Given equal transmission probabilities [6] this sets a lower bound $T_{min} > \Sigma T_i/2 \approx 0.48$ on the junction transparency. Similar studies on gateons based on VLS Al-InAs nanowires with in situ grown epitaxial Al (Ref. [6]), where $-\alpha/h \approx 100$–150 MHz, report two or three channels with $T_{min} = 0.4$–0.9. This result is in good agreement with dc transport data obtained for a nominally identical material stack in Ref. [11], where we conclude a high junction transparency from measurements of the excess current and observed signatures of multiple Andreev reflections.

V. COHERENT OSCILLATIONS AND COHERENCE TIMES

Next, we demonstrate basic qubit control using time-domain manipulation. Figure 3(a) shows coherent Rabi oscillations with a fixed drive frequency $f_{drive} = f_0 = 4.47$ GHz where the on-chip drive power $P_{rf}$ and the length
of the qubit drive pulse $\tau$ are varied. The lower panel of Fig. 3(a) shows the fit to the data at $P_{\text{drive}} = -89$ dBm, where the data are described by a damped sinusoid with a linear increase. A likely explanation of this additional linear increase in $V_H$ [Fig. 3(a)] is leakage to higher level states [31]. We discuss the Rabi oscillations further in Appendix C. Appendix D provides additional details on the pulsed measurements.

Figure 3(b) shows Ramsey fringes measured by using two $R_X^{\pi/2}$ pulses separated by a delay $\tau$. The lower panel of the figure shows a fit of a damped sinusoid to a line cut of the data. From the fit we extract a dephasing time $T_2^* \approx 15$ ns. The extracted value is in good agreement with estimates of $T_2^*$ from a fit to the power dependence of the qubit linewidth in spectroscopy, as described in Ref. [32] (see Appendix E).

VI. DISCUSSION AND CONCLUSIONS

The measured dephasing times indicate that dephasing is limited by low-frequency noise since $T_{2,\text{echo}} \gg T_2$. We suspect that both the gate dielectric and dielectric close to the junction used for the selective area growth [11] cause the low decoherence times. Comparing previous Al-InAs-based gate mon architectures, VLS-nanowire gate mons [2,12] reported longer dephasing times $(T_{2,\text{VLS}}^* \approx 0.9-3.7 \mu s)$ than gate mons based on 2DEGs [4] $(T_{2,\text{2DEG}}^* \approx 400$ ns) that are longer than the dephasing times in this work $(T_{2,\text{SAG}}^* \approx 20$ ns). For the VLS-nanowire gate mon, the nanowire is placed on the device chip without readout pulses to increase the signal-to-noise ratio as the $T_2$ time is shorter than the ring-up time of the readout resonator $\tau_{\text{rise}} \approx 480$ ns (see Appendix D). Figure 4(b) shows representative measurements of $T_1$ (red) and $T_{2,\text{echo}}$ (green) using a Hahn echo sequence with fits to an exponential decay.

Figure 4(c) shows the measured lifetimes for qubit frequencies between 3.5 and 5.0 GHz. The $T_1$ and $T_{2,\text{echo}}$ times are obtained from calibrated pulses and $T_2^*$ is estimated from the qubit linewidth (Appendix E). The extracted mean values are $T_1 = 740 \pm 110$ ns, $T_2^* = 21 \pm 7$ ns, and $T_{2,\text{echo}} = 1340 \pm 230$ ns. The $T_1$ and $T_{2,\text{echo}}$ times are comparable with the lifetimes extracted for gate mons fabricated with VLS nanowires on a Si substrate [2]. However, an order of magnitude longer $T_2^* \approx 900$ ns was reported for those devices [2,12].
additional dielectrics near the active junction region. In case of the 2DEG gatemon, mesa material below the proximized InAs channel and gate dielectric are still present near the junction on the qubit chip after device fabrication. Further, the mesa with a width of approximately 1 μm is smaller than the mesa in this work (about 10 μm). The main difference in this work is the presence of the residual growth dielectric with a low quality near the junction. The SiO layer in particular is optimized to have a low crystal quality to increase the selectivity of the InAs growth [10]. We expect this layer to have an increased TLS density compared to the mesa material and, thus, limit $T^*_2$.

The relaxation times of the qubits are lower than the relaxation times of the test resonator, indicating that $T_1$ is not limited by the dielectric loss of the substrate. Based on the internal quality factor measured for readout resonators $Q_i = 2 \times 10^5$, we expect the upper limit for the relaxation time of a qubit with frequency $\nu _q = 5$ GHz to be $T_1 \approx Q_i / (2\pi \nu _q) \approx 6$ μs. This suggests that the qubit is possibly limited by dielectric loss due to the III-V material or doped Si in the mesa region. Although we do not expect that the doping level is high enough for the doped Si to be conducting, we cannot exclude the possibility that normal conducting channels exist near the GaP/Si interface.

To improve $T^*_2$, the material quality near the junction needs to be improved. Further, the qubit can be better decoupled from the mesa by means of device design which leads to a reduced participation ratio [13,25,33] and, therefore, increased relaxation times. Potential changes in device fabrication and design are summarized in Appendix G. Other potential sources of decoherence such as gate noise and readout are discussed in Appendix H.

In summary, we have demonstrated that selective-area-grown Al-InAs nanowires on a Si substrate are a platform for voltage-controlled transmon qubits. We implemented the SAG-based gatemon on a low-loss substrate with relaxation times of roughly 700 ns and dephasing times of 20 ns. With a further improvement of coherence, this material platform opens possibilities for scalable highly integrated quantum circuits such as gatemons [2], protected qubits [8], voltage-tunable quantum buses [34], and voltage-tunable quantum memories [35].

ACKNOWLEDGMENTS

We thank Anna Mukhortova for help with the process development. This work is supported by the Microsoft Corporation, the Danish National Research Foundation, and VILLUM FONDEN.

APPENDIX A: QUBIT DEVICE FABRICATION

The qubit devices are fabricated using a combination of standard electron-beam lithography and UV lithography. At the beginning of the qubit fabrication, the entire chip is covered with a 40-nm-thick Al film on top of the dielectric layers consisting of 10-nm-thick SiO and 5-nm-thick AlO. In a first step, Al is etched selectively on the device chips using Al etchant Transene D, only leaving Al in dumbbell-shaped areas around nanowires [Fig. 1(b)]. Using the same resist stack, both SiO and AlO are etched using a buffered HF solution. The dumbbell shape offers a compromise between little dielectric and Al being left around the nanowire [see Fig. 1(b)] and sufficiently large MBE Al patches with an area of approximately 1 μm² that are used to connect the Al-InAs nanowires to the rest of the circuit. Next, the mesa is defined by protecting the nanowire and a small surrounding area with photoresist (AZ5214E) while removing GaAs, GaP, and approximately 400 nm of Si using two reactive ion etching steps. First, an etch with process gases Cl₂ and Ar is used to create an almost vertical mesa profile. The second etch, which uses process gases Cl₂ and N₂, creates a trapezoidal mesa profile [see Fig. 1(d)]. The first step is optimized to etch the material stack fast, reducing heat load of the resist during the process, and creating steep side walls. The second step creates a trapezoidal shape, which is beneficial for the crawl up of the top gate metal. Then, the JJ is defined by selectively removing an approximately 150-nm-long Al segment on the nanowire using Transene Al etchant type D at 50 °C. Next, Al is evaporated with a lift-off process, where the mesas are still protected by resist. The evaporation is preceded by a 10 s long dip in a buffered HF solution to remove surface oxides from the chip. The transmission line, readout resonators, qubit islands, and ground plane are deposited. In the final step, the nanowire, JJs, and gate lines are defined by selectively removing Al with a wet-etch solution (Transene Al etchant type D at 50 °C). Next, 15-nm HfO₂ is grown by atomic layer deposition in lithographically predefined regions on top of the JJs. Additionally, HfO₂ is deposited in areas where Al will climb mesas to ensure they are isolated. In these climbing areas PMMA bridges are defined by crosslinking PMMA through the exposure with 30 times the area dose that is typically used to pattern the resist [see Fig. 1(d)]. Next, gates (200-nm-thick Al) are evaporated. These are later used to tune the critical currents of the single JJs and thereby the qubit frequencies. In addition, Al wires leading from the nanowire to qubit islands and nanowire to the ground plane are deposited. In the final step, the nanowire, qubit island, and ground plane are electrically connected by creating ohmic contacts. To ensure a good contact, AlO on the Al wires and MBE Al is removed by Ar-milling prior to the deposition of an approximately 250-nm-thick Al layer.

APPENDIX B: RESONATOR FABRICATION AND MEASUREMENTS

The Al test resonators are fabricated on the Si substrate after removing the entire GaAs and GaP buffer and deep
etching into the Si substrate using the RIE steps described above. We also add patterned structures on the chip to measure the etch depth with a mechanical profilometer. The resonators are then defined by a global electron-beam evaporation of 100-nm-thick Al under high vacuum and subsequent selective etching of the Al using standard electron e-beam lithography and wet-etch techniques. Preceding the Al deposition, the device chip is dipped into a buffered HF solution to remove surface oxides from the Si substrate.

For the extraction of the internal and external quality factors, $Q_i$ and $Q_{\text{ext}}$, we use the fit procedure described in Ref. [36]. Figure 5 shows an example fit in the few-photon regime for a resonator made after etching the III-V layers regimem above. We also add patterned structures on the chip to etch depth with a mechanical profilometer. The resonators are then defined by a global electron-beam evaporation of 100-nm-thick Al under high vacuum and subsequent selective etching of the Al using standard electron e-beam lithography and wet-etch techniques. Preceding the Al deposition, the device chip is dipped into a buffered HF solution to remove surface oxides from the Si substrate.

APPENDIX C: RABI OSCILLATIONS

Figure 6(a) shows a typical chevron pattern measured at the same operating point in gate voltage as the data shown in Fig. 3(a). In Fig. 6(b) we replott the data from Fig. 3(a) with the vertical axis rescaled in terms of drive amplitude, $V_{\text{drive}}$. The extracted Rabi frequency $\Omega_{\text{Rabi}}$ against drive amplitude is shown in Fig. 3(c). For a qubit system, one expects $\Omega_{\text{Rabi}} \propto V_{\text{drive}}$; however, as indicated, the data can only be described by a linear fit for low powers $V_{\text{drive}} < 8 \mu$V. We attribute this observation—as well as the linear increase in the signal as a function of $\tau$—to leakage to higher order states. Even at the lowest drive power $f_{\text{Rabi}} \approx -\alpha/h$, and for increasing power and faster $\Omega_{\text{Rabi}}$ we observe an increased deviation from the expected dependence $\Omega_{\text{Rabi}} \propto V_{\text{drive}}$ and increasing signal background. A similar result is reported in Ref. [38].

We numerically simulate the behavior of a strongly driven four-level system in a rotating-wave approximation using the QuTip package [39]. The anharmonicity of the four-level system is 225 MHz, the external drive is on resonance with the 0–1 transition and turns on with a square edge, the $T_1$ decay constant between the 0–1 states is 600 ns, between the 1–2 states is 300 ns, and between the 2–3 states is 200 ns. In Fig. 6(d) we plot the Rabi frequency, which is extracted from the time scale when the population of the ground state is minimal, as a function of drive amplitude. While in a two-level system the Rabi frequency scales linearly with the drive amplitude, in a multilevel system the Rabi rate deviates from this behavior due to leakage to higher states, as shown by our simulation. We truncate the simulations at a drive frequency $\Omega_{\text{drive}}/2\pi = 200$ MHz as accurate simulations need a more sophisticated model with more energy levels and without the use of the rotating-wave approximation.

### TABLE I. Three resonator devices fabricated on Si with different etching parameters and their extracted resonance frequency $f_r$, external quality factor $Q_{\text{ext}}$, and internal quality factor $Q_i$.

<table>
<thead>
<tr>
<th>Sample</th>
<th>Etch depth (nm)</th>
<th>$f_r$ (GHz)</th>
<th>$Q_{\text{ext}}$ (10^3)</th>
<th>$Q_i$ (10^3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>120</td>
<td>6.35</td>
<td>12</td>
<td>27</td>
</tr>
<tr>
<td>2</td>
<td>390</td>
<td>5.46</td>
<td>20</td>
<td>102</td>
</tr>
<tr>
<td>3</td>
<td>720</td>
<td>5.51</td>
<td>57</td>
<td>371</td>
</tr>
</tbody>
</table>

![Figure 5](https://example.com/fig5.png) Figure 5. Example data and fit of the resonator with an etch depth of 720 nm (see Fig. 1) at $P_{\text{on chip}} = -149$ dBm. (a) Raw data (black) and fit (red) of the trajectory of $S_{21}$ in the complex plane. (b) The $S_{21}$ data and fit after correcting for the cable delay [36,37]. Panels (c) and (d) show the magnitude and phase of $S_{21}$ of the data in (a) with the corresponding fits.
which the resonator drive is applied when the signal integration is started to measure the data in Fig. 3(b) (Ramsey fringes). Measurements as shown in Fig. 3(a) are used to calibrate $R_X^\pi$ and $R_X^{\pi/2}$ pulses that rotate the qubit state around the $x$ axis by $\pi$ and $\pi/2$.

We note that, for our qubit, the $T_2^*$ time (approximately 15 ns) is shorter than the ring-up time of the readout resonator (approximately 480 ns) and comparable to the minimum gate time to avoid state leakage, about $1/(\alpha/\hbar)$. In a standard measurement sequence including a $\pi$ pulse [see Figs. 7(c) and 7(d)] this can lead to leakage to higher order states. When driving we observe an additional slow oscillation in $V_H$ (not shown) that we attribute to driving chip modes that are coupled to the qubit. The observed linear increase can be the onset of this slow oscillation. To test if the relaxation times are limited by leakage to higher order states, we perform additional weak spectroscopy measurements. For these, we use a weak spectroscopy pulse as drive tone, as shown in Figs. 7(a) and 7(b). Here, a low readout power is used to avoid an ac-Stark shift of the qubit caused by a high photon population in the resonator. Figure 7(e) compares the relaxation times extracted from the different datasets and their respective exponential fit as illustrated in Figs. 7(a)–7(d). The pulsed measurement results [Figs. 7(e)] are in good agreement with the weak drive measurements.

APPENDIX E: CONTINUOUS DRIVE $T_2^*$ MEASUREMENT

To estimate the dephasing time of the qubit, we follow the method described in Ref. [32]. Here, the linewidth of the qubit in spectroscopy can be described by the equation $2\pi \delta_{FWHM} = 1/T_2^* = (1/T_2^* + n_{\text{vol}}^2 T_1/T_2^*)^{1/2}$, where $\delta_{FWHM}$ is the half width at half maximum of the spectroscopy feature, $T_2^*$ is the dephasing time, and $n_{\text{vol}}^2$ is proportional to the drive power on-chip $P_{\text{drive}}$, with $P_{\text{drive}} = P_{\text{drive}} - 60 \text{ dB}$ (60 dB accounts for cryogenic attenuators, line attenuation, and filtering as depicted in Fig. 10), and $T_2^*$ is the dephasing time at zero drive power. Figure 8(a) shows the spectroscopy signal as a function of $P_{\text{drive}}$. At each value of $P_{\text{drive}}$, we extract the linewidth by fitting to a Lorentzian line shape [Fig. 8(b)]. As shown in Fig. 8(c), $T_2^*$ is extracted from a fit to the power dependence of the linewidth.

APPENDIX F: GATE-VOLTAGE DEPENDENCE

We perform $T_1$ measurements and spectroscopy sweeps to extract $T_2^*$ from the linewidth at different gate voltages. In Fig. 9(a) we show the spectroscopy signal for gate voltages $-0.09 \text{ V} < V_G < 0.3 \text{ V}$. In this range $3.6 \text{ GHz} < f_0(V_G) < 4.8 \text{ GHz}$. In Figs. 9(b) and 9(c) the relaxation time $T_1$ and dephasing time $T_2^*$ are shown for 20 different values of $V_G$ and the qubit frequency $f_0(V_G)$ which...
we extract from the spectroscopy data. Figure 9(d) shows $T_1$ and $T^*_2$ as a function of gate dispersion $df_{\text{q}}/dV_G$ calculated numerically from $f_q(V_G)$. As $T_1$ and $T^*_2$ show no correlation with qubit frequency $f_q(V_G)$, we conclude that the qubit coherence times are not limited by gate noise. The independence of $T^*_2$ from gate dispersion is also reported

![Image](https://example.com/image1.png)

**FIG. 7.** Different measurement methods for extraction of relaxation time $T_1$. (a) Readout and weak spectroscopy drive tone overlap. (b) The strong readout tone is applied after the spectroscopy drive tone. (c) A π pulse is used to excite the qubit. This drive tone overlaps with the readout tone. (d) The readout tone is applied after the π pulse. (e) Comparison of extracted $T_1$ values from datasets (a)–(d).

![Image](https://example.com/image2.png)

**FIG. 8.** Spectroscopy data for estimation of dephasing time $T^*_2$. (a) Spectroscopy signal as a function of qubit drive $P_{\text{drive,s}}$ and drive frequency $f_{\text{drive}}$. (b) Line cut from (a) at $P_{\text{drive,s}} = -116.7$ dBm with fit to a Lorentzian line shape (purple line). (c) Qubit linewidth $\delta_{\text{HWHM}}$ versus power $P_{\text{drive,s}}$ with fit using $2\pi \delta_{\text{HWHM}} = 1/T^*_2 = (1/T^*_2)^2 + n_s w_{\text{vac}}^2 T_1/T^*_2)^{1/2}$. The decoherence time is estimated from the intersection of the fit with the $y$ axis.
bridges can be used. Decoupling qubits from the lossy mesa stack, thicker PMMA means of HF vapor etching or design changes. In order to enable the fabrication of the readout circuit and qubit diffusion length of particles during the MBE growth, and area growth, leading to a reduced mesa size, set by the residual circuit. A possible improvement for future is the dielectric around nanowires can be removed by MBE Al. Side gates can be used instead of creating a concave mesa shape, leading to an increased distance and, thus, smaller coupling between the mesa and the residual circuit. A possible improvement for future devices is the definition of the mesa before the selective area growth, leading to a reduced mesa size, set by the diffusion length of particles during the MBE growth, and enabling the fabrication of the readout circuit and qubit island using MBE Al. Side gates can be used instead of top gates to remove gate dielectric from the process flow. The growth dielectric around nanowires can be removed by means of HF vapor etching or design changes. In order to decouple qubits from the lossy mesa stack, thicker PMMA bridges can be used.

APPENDIX G: POTENTIAL FABRICATION IMPROVEMENTS

The mesa can be placed further away from strong electric fields generated by the qubit island and the mesa size can be reduced. This can be achieved by using a different dry etch chemistry. An isotropic wet etch can be used to create a concave mesa shape, leading to an increased distance and, thus, smaller coupling between the mesa and the residual circuit. A possible improvement for future devices is the definition of the mesa before the selective area growth, leading to a reduced mesa size, set by the diffusion length of particles during the MBE growth, and enabling the fabrication of the readout circuit and qubit island using MBE Al. Side gates can be used instead of top gates to remove gate dielectric from the process flow. The growth dielectric around nanowires can be removed by means of HF vapor etching or design changes. In order to decouple qubits from the lossy mesa stack, thicker PMMA bridges can be used.

APPENDIX H: ADDITIONAL SOURCES FOR DECOHERENCE

We can exclude setup-related and measurement-related dephasing mechanisms as limiting factors for the short dephasing times. Our system is calibrated with metallic fixed-frequency transmon devices, where $T_2^\ast \approx 10 \mu$s is measured, and we use the same sample packaging as in Refs. [2,4], where $T_2^\ast \approx 900$ ns and $T_2^\ast \approx 400$ ns are reported. Further, no correlation between the $T_2^\ast$ and the gate dispersion $df_q/dV_G$ is observed, indicating lifetimes are not limited by decay through the gate line or gate noise (Appendix F). We did not observe a correlation between $T_2^\ast$ and the gate dispersion in a previous work on VLS-nanowire gatemons either [12], with the differences that the $T_2^\ast$ were of the order of several microseconds and no dielectric layers near the active junction region were used. We assume that the short $T_2^\ast$ in this work can be explained by dephasing due to TLS inside and at the surface of the growth dielectric near the nanowire. The recovery $T_{2,\text{echo}} \approx 2T_1$ with a single echo pulse suggests a slow 1/f-type noise spectrum which is consistent with the TLS interpretation [40].

We note that the Rabi frequencies in these measurements are comparable to the qubit anharmonicity $|\alpha|/\hbar \sim 120$ MHz, potentially leading to leakage to higher order states and inducing dephasing [31]. To reduce the potential impact of this effect, Gaussian flat-top pulses are used to avoid driving higher order transition of the qubit system. To avoid additional dephasing due to photon number fluctuations, we chose a low cavity readout power. Further, we confirm that this overlapping pulse sequence yields the same lifetimes as alternative measurement techniques where we use nonoverlapping pulses or prepare the qubit in a well-defined mixed state using long and weak spectroscopy pulses [38] (see Appendix D).

APPENDIX I: SETUP

The presented measurements are acquired in a cryofree dilution refrigerator with a base temperature of about 30 mK. Figure 10 shows a detailed schematic of the experimental setup. An rf switch is used to route signals to the sample that are either coming from the vector network analyzer (VNA) or from AWG modulated rf sources. The input signals are attenuated and filtered before reaching the sample. For measurements, the rf switch can direct the readout signal back to the VNA or to the demodulation circuit. The latter consists of a mixer for down-conversion of the output signal to an intermediate frequency by mixing it with a reference tone. The signal is then filtered and amplified before it is finally digitized and digitally.
FIG. 10. Schematic of the experimental setup used for the experiments. The readout resonator can be driven by a vector network analyzer (VNA) or by a signal from a rf source that is modulated by an arbitrary waveform generator (AWG) (blue line). The amplified output signal can be read out either by the VNA or undergo down-conversion by mixing with a reference signal. Microwave equipment is synchronized using a 10-MHz clock reference. To tune the chemical potential of the SAG nanowire junction, a dc line (purple) is connected to the sample. The dc signal merges with the (pink) rf signal used for driving the qubit in a bias tee channel. The downconverted signal is then detected with the AlazarTech digitizer. The microwave drive tone is generated by an additional R&S microwave source and is applied via its own drive line that merges with the gate line in a bias tee before reaching the sample. For synchronization of all instruments, an SR FS725 10 MHz clock reference is used.


[18] G. C. Gardner, S. Fallahi, J. D. Watson, and M. J. Manfra, Modified MBE hardware and techniques and role of gallium purity for attainment of two dimensional electron gas mobility $\geq 35 \times 10^{7}$ cm$^2$/Vs in AlGaAs/GaAs quantum wells grown by MBE, J. Cryst. Growth 441, 71 (2016).


